FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

How to run PCIe Gen 5 Design Example using Altera FPGA device

Wincent_Altera
Employee
1,420 Views

This forum provides a recommended guide for setting up a PCIe Gen5x16 endpoint using the Agilex™ 7 I-Series FPGA Development Kit and a Linux host computer. This includes specifying the Intel FPGA hardware, development tools, compatible Linux distributions, and driver support that are needed.

This design is based on:

  • Quartus® Prime Pro Edition Design Software Version 24.2 onwards
  • Operating System: Ubuntu 22.04 LTS
  • Kernel version: 5.15.0-52 compiled for the x86_64 architecture
  • GCC version: 11.4

Please refer to the attachment for:

  • Guide: GettingStarted_R_tile_Gen5_V2.pdf
  • Example Design: project.qar
  • PIO Driver : software.zip (unzip and put this under same directory as project.qar, no additional installation is needed)

Hope you find this post helpful for your project. Please feel free to share your comments below

 

***Disclaimer :

  •  All the procedures in this guide have been fully tested and verified by the authors @Wincent_Altera @ventt 
0 Kudos
0 Replies
Reply