- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can anyone please help me to solve this problem?
I have compiled all the files successfully in modelsim. While simulating DDR2, the signals mem_dq and few other signals are undefined. Kindly explain the steps to simulate DDR2 IPcore Please help me...... Thanks & Regards VVLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you are using the megafunction to generate DDR2 controller,
then modelsim testbench and memory model should have generated. That make life a lot easier.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page