FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6565 Discussions

Hysteresis comparator with Dsp Builder

Altera_Forum
Honored Contributor II
‎12-09-2009 05:38 PM
1,128 Views

Hi! 

I would like to model an hysteresis comparator with Dsp builder. It should first of all compare an input signed fractional signal with two signed fractional limits. When the signal is greater than the upper limit, we should have '1' at output T1 and '0' at T2; when it becomes smaller than the lower limit, the outputs should be '1' for T2 and '0' for T1. An finally, when the input signal is inside the hysteresis band, the outputs will memorize the previous states. 

Please I've got trouble doing this. So I really need help. 

Thanks in advance!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.