FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6524 Discussions

I am using Cyclone V Hard IP for PCIe (altera_pcie_cv_hip_ast, Quartus version 17.0) in my design; How do I get WAKE# signal?

SAcha2
Beginner
‎05-20-2019 11:44 AM
866 Views
 
0 Kudos

Link Copied

1 Reply
SengKok_L_Intel
Moderator
‎05-28-2019 02:01 AM
488 Views
Hi, Yes, the wake# signal is not available. The Cyclone V hard IP for PCie is not support the low power state like L0s and L1, and the WAKE# signal is useful in L2 state. You can refer to table 4-6 in the following link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-01110-1.2.pdf Regards -SK
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.