FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

I have a basic question about Quartus tcl command "get_fanins". so I noticed that there are many options for this command and I'm confused which option should I use?

AAbro1
Beginner
254 Views

I'd like understand the difference between these 3 option:

  get_fanins -async

get_fanins -sync

get_fanins -clock

because in the "get_fanin -help" I didn't understand the difference.

is there any exemple that can show the difference between these options?

0 Kudos
4 Replies
Kenny_Tan
Moderator
187 Views
AAbro1
Beginner
187 Views

The definitions are not clear

-asynch Traverse through asynch edges

-clock Traverse through clock edges

-synch Traverse through synch edges

 

So for example I created this test case:

Example.PNG

 

I get the fanins of the "In_pin" input using "-async" , "-sync" and "-clock" option and I get no difference between the 3 results.

So how can I see the difference between these options in a design?

Kenny_Tan
Moderator
187 Views

What u can do is use the tecnology map viewer to look into the netlist.

 

-asynch Traverse through asynch edges, this normal happened on after LUT1 where no clock involve.

 

-synch Traverse through synch edges, usually, on the register where clock is involve.

 

-clock Traverse through clock edges, on the clock path rather than the data path. for example, output of PLL.

 

 

AAbro1
Beginner
187 Views

Thanks

Reply