FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

IP Altera FIR filter 6.1 multiple coef set problem

Altera_Forum
Honored Contributor II
1,179 Views

Hi! 

 

I created a FIR filter using Altera FIR IP v.6.1 (and Quartus v6.1). 

 

The characteristics of my filter are:  

 

-Rate specification : Decimation : 8 

-Number Of Input Channels : 1 

-Input Number System : Signed Binary  

-Input Bit Width : 12 

-Output Specification : Based On Method : Bit Width Only Full Resolution 

 

-I enter two different coefficient sets with 32 coefficients each 

 

-Coefficients Scaling Auto Bit Width 8 

-Device Family : Stratix II 

-Structure : Distributed Arithmetic : Fully Parallel Filter 

-Pipeline Level : 1 

-Data Storage : Logic Cells 

-Coefficients Storage : Logic Cells 

 

The problem is : the filter takes only the first coefficients set whatever the signal ("1" or "0") at the input "coef_set" of the filter. 

 

I tried to create the same filter in Single Rate and it works well. 

 

Why the coef_set selector does not work with Decimation?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
502 Views

I would stay away froim the version 6.1 version fo the FIR compiler. 

I cannot say for sure, but I think that I recall reading about lots of issues with this compiler (in that version). 

 

Upgrade to the latest tools (or at least 7.2) and see if the issue goes away.
0 Kudos
Reply