FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

IP TOOL BENCH fail to generate all the files

Altera_Forum
Honored Contributor II
1,158 Views

when I use the IP tool bench to make a nco dds, the third step generate will stuck in "generating megacore function top-level", and there's no .qip files generated. 

Is there any solution to this problem? Do I make some mistakes
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
73 Views

Which version of Quartus are you using?

Altera_Forum
Honored Contributor II
73 Views

Quartus II 13.1

Altera_Forum
Honored Contributor II
73 Views

If the other files are generated, just add all the files nco_library and <ip_name>.vhd to your project instead of the QIP file.

Reply