FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

IP catalog name: LDPC Decoder (WiMedia 1.5) Is there a way to reduce the amount of ALM's (according to the configuration described in the document I sent) from 20k ALM's (Possibly by converting ALM's to ram block). Thanks Avi

AVahd
Beginner
579 Views

Arria II GX

0 Kudos
1 Reply
CheePin_C_Intel
Employee
68 Views
Hi Avi, As I understand it, you have some inquiries related to the LDPC decoder logic utilization. For your information, the logic utilization is depending on the LDPC IP design. I do not have insight into the IP core codes and thus could not really comment if converting logic type would help and would not affect functionality. Hope you could understand it. Sorry for the inconvenience.
Reply