FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6321 Discussions

In PCIe DMA reference design, export TX Slave interface to allow use in rest of FPGA

Altera_Forum
Honored Contributor II
1,162 Views

Extremely new to QSys and couldn't find good information by searching. :confused: 

 

How do I export the TX Slave interface (TXS) in the attached QSys system to make it available to the rest of the FPGA design? I would like both the internal sources (rd_dcm_master and wr_dcm_master) and external sources (elsewhere in the FPGA) to be able to use this interface to master PCIe transactions. i.e., I would like QSys to create an arbiter and export one of the sources. 

 

Thanks!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
372 Views

Hi  

 

In order to export the TX Slave you need to create a pipeline bridge and export it out.  

-First you connect the TX Slave to Master pipleline bridge 

-Second export the Slave pipleline bridge
0 Kudos
Altera_Forum
Honored Contributor II
372 Views

Hi  

 

In order to export the TX Slave you need to create a pipeline bridge and export it out.  

-First you connect the TX Slave to Master pipleline bridge 

-Second export the Slave pipleline bridge  

 

Regards, 

WaiMun 

[‎10/‎30/‎2017 1:20 PM] Tan, Kenny Ker Wei:  

(This message was posted on behalf of Intel Corporation)
0 Kudos
Altera_Forum
Honored Contributor II
372 Views

Thank you!

0 Kudos
Reply