FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6106 Discussions

Inquiry on Synthesis Report for Scaler 7.2

Altera_Forum
Honored Contributor II
864 Views

Hi, 

 

I am working on the Scaler Example design using the MegaCore IPs and I have managed to compiled it using Signal Compiler 

 

Next I went to synthesize it and attached is the report I have gotten. 

However, I am a bit suspcious that the requirements doesn't seem to be very taxing. 

Why is this so?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
137 Views

The resources used by the scaler depend upon the scaling factor and the scaling algorithm used. Here is a table from the user guide that shows the resources used by different scaling functions...

Altera_Forum
Honored Contributor II
137 Views

hmm interesting, it seems as though it doesn't require much for video scaling 

n it can easily be done on cyclone boards 

 

thks alot for the information!
Reply