FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6261 Discussions

Instantiate PCIe PIPE PHY in Stratix IV GX?

Altera_Forum
Honored Contributor II
1,211 Views

I'm trying to instantiate just the PCIe PIPE PHY in a Stratix IV GX part, for use with a non-Altera soft IP core. The mega-wizard utility seems to let me use the PCI Express Compiler to instantiate a whole hard/soft Altera PCIe controller, but I only want to instantiate the PHY part. That option is greyed out in the mega-wizard though. Is that a separate feature that needs to be licensed or something? The documentation does not make this clear.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
366 Views

For Stratix IV GX you need to use ALTGX to get just the PCIe PHY. The PCIe PIPE PHY is just for Stratix V and later families.  

 

Start the MegaWizard Plug-In manager and make sure the device family is set to Stratix IV. Then select ALTGX from the Installed Plug-Ins in the I/O folder.  

 

Once the ALTGX wizard opens, select PCI Express (PIPE) in the "Which protocol will you be using?" drop sown menu.
0 Kudos
Altera_Forum
Honored Contributor II
366 Views

Ah, thank you.

0 Kudos
im30naa
Beginner
294 Views

Hi. I've instantiated a PCIe PIPE in Stratix V. Its PLL is locked and its tx_ready and rx_ready signals are also 1. Meaning that the phy is ready to work. However, when I initiate a RX Termination Detection to the PHY, it returns 3'b000 with pipe_phystatus = 1'b1 meaning that no receiver is present. Although I attach a device to it. So, what should I do? Thank you in advance.

0 Kudos
Reply