FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Intel EMIF IP Address Translation

ryan_cooper
Beginner
‎07-17-2023 12:40 PM
606 Views

How does the EMIF IP translate the ALVMM address to the row/column/bank address required by DDR4? I took a thorough look at the External Memory Interfaces Intel Arria 10 FPGA IP User Guide (UG-20115), but I did not see anything regarding this.

 

Background: I am currently using Intel's EMIF IP to drive DDR4 memory, and I need to write a module to test the DDR4 interface.  Knowing the address translation would be beneficial to how I implement this test.

 

The DDR4 memory device is 256Mb x16. The AVLMM address width is set to 25 bits.

Labels (1)
Labels:
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.