FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5744 Discussions

Intel opencl read channel stalling

ADua0
Beginner
480 Views

In my opencl design I have 2 channel between 2 kernels,even though design is very simple but I am getting very bad channel stall at the reading side as bad as 99%, even though in my design I do not have any memory stall also. I am not sure what is the possible solution is here, any suggestions will be really helpful. I am using blocking channels

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
112 Views

Hello,

 

Are the kernels connected in a cycle (e.g. k1 writes to k2 and k2 writes to k1)? Or is it purely feed-forward (e.g. k1 writes to k2 via c1 and k1 writes to k2 via c2)? In these situations, it would be good to get the design, compile it, check the reports, and see what things look like. It may be an issue of channel depths or something else in one of the two kernels.

 

Please send me your design files for further investigation.

 

Thanks

Reply