FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

Is Frame Buffer discard interlaced fields with wrong f0/f1 order?

Altera_Forum
Honored Contributor II
1,082 Views

Hi, 

I need to muxing two interlaced inputs to the single interlaced output. Inputs are not synchronized between each other, so I can get two consecutive f0 or f1 fields in output during switching, which is causing to lost sync in rf-transmitter for the several seconds. So I plan to put frame buffer with "discard invalid frames" and "support for interlaced streams" options right before CVO. Am I right and it will work? Or I should synchronize two inputs by custom logic? 

 

Thanks!
0 Kudos
0 Replies
Reply