Is Frame Buffer discard interlaced fields with wrong f0/f1 order?

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Is Frame Buffer discard interlaced fields with wrong f0/f1 order?

980 Views

Hi,

I need to muxing two interlaced inputs to the single interlaced output. Inputs are not synchronized between each other, so I can get two consecutive f0 or f1 fields in output during switching, which is causing to lost sync in rf-transmitter for the several seconds. So I plan to put frame buffer with "discard invalid frames" and "support for interlaced streams" options right before CVO. Am I right and it will work? Or I should synchronize two inputs by custom logic?

Thanks!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.