FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Is a multiport TSE MAC with 2PHY's and 1 MDIO interface possible?

MDehp
Beginner
1,072 Views

Hi, I am having trouble connecting two phy's (88E1111) from the MAX 10 development kit to two TSE MAC's. The board has two PHY chips but, both of them are connected on the same MDIO and MDC pin.

 

As I want to send data from one TSE instance to a second TSE instance I will have 2 MDIO interfaces. So my questions is how can i make a switch between these 2 mdio interfaces, because only one TSE can be the master at once?

 

Any help is appreciated

 

0 Kudos
1 Reply
Deshi_Intel
Moderator
132 Views

Hi MDehp,

 

Intel FPGA TSE IP can use one MAC to control 2 PHY with same MIDO interface.

 

You can refer to TSE IP user guide doc page 78 (table 34) for the configuration register detail.

 

Thanks.

 

Regards,

dlim

Reply