FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5747 Discussions

Is it possible that the Signal tap logic analyzer changes behavior of the SPI core in Qsys? I'm working on Stratix 10.

VBart
Beginner
386 Views

Hi, recently it has been a concern that tapping on different signals with the Signal tap logic analyzer changes the behavior of the SPI core in Qsys. Tapping into different signals sometimes enable the writing of the SPI and sometime disables the writing. I can never predict the outcome of the logic analyzer. Is this a normal behavior on the Stratix 10?

 

Thanks

0 Kudos
1 Reply
RichardTanSY_Intel
89 Views
Signal tap logic analyzer unlikely to changes the behavior of the SPI core in Qsys. Could you kindly help to check if there any abnormality from the simulation?
Reply