FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

JESD204B Loopback

Altera_Forum
Honored Contributor II
‎10-28-2015 04:09 PM
1,368 Views

Hi, 

 

Is there a model for the JESD204B IP running in loopback mode? Something similar to what is available for the arriaV native PHY IP (http://www.alterawiki.com/wiki/arria_v_transceiver_phy_basic_design_examples)?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-31-2015 01:46 AM
409 Views

Are you able to find any option of enabling loopback in the IP? I know that for some IP ie TSE, the loopback option is there. If not, you might need to contact Altera to see if there is any workaround ie editing some files.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.