JTAG to Avalon Master Bridge: PLI-Mode simulation with Modelsim and System-Console

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

JTAG to Avalon Master Bridge: PLI-Mode simulation with Modelsim and System-Console

1,241 Views

Dear Forum,

I've set up a testbench / simulation model in QSYS of a small system consisting only of a "Clock Source" and a "JTAG to Avalon Master Bridge" named j2a. The generated testbench added the appropriate BFMs to all Interfaces except for JTAG. j2a is configured to run in PLI-simulation mode.

When I run modelsim, everything compiles fine. After that modelsim prints at the console, that it is waiting for a PLI client at 127.0.0.1 / Port 50000.

Questions:

How can I setup such a client?

I guess the system console should do the trick, how can I setup the system console to connect to modelsim?

Your help is much appreciated!

jb123

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.