FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

LVDS-RX model simulation error

Altera_Forum
Honored Contributor II
956 Views

Hi, all 

 

I use ModelSim to generate waveform with IP LVDS model. I type run 1us in the transcript. However, the waveform simulation stuck at 305ns as shown in figure below. May I know what happen actually?  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10373&stc=1  

 

For LVDS spect, as below: 

input data rate: 100Mbps 

input clock freq: 100Mbps 

 

rx_in : 12 bit 

deserialise factor: 4 

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
231 Views

It may be some infinite looping statement in your coding. Review your testbench properly.

0 Kudos
Reply