FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

LVDS-RX model simulation error

Altera_Forum
Honored Contributor II
‎03-20-2015 08:00 AM
805 Views

Hi, all 

 

I use ModelSim to generate waveform with IP LVDS model. I type run 1us in the transcript. However, the waveform simulation stuck at 305ns as shown in figure below. May I know what happen actually?  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10373&stc=1  

 

For LVDS spect, as below: 

input data rate: 100Mbps 

input clock freq: 100Mbps 

 

rx_in : 12 bit 

deserialise factor: 4 

 

Thanks!
Preview file
19 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-31-2015 11:09 AM
80 Views

It may be some infinite looping statement in your coding. Review your testbench properly.

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.