FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

Licensed IP & LogicLock or Design Partitions?

Altera_Forum
Honored Contributor I
791 Views

We've purchased some 3rd Party IP that we are incorporating into our design. This IP requires a license that is keyed to one particular machine. Other machines on our network have the Altera Quartus license but not the one for this IP. What would be the best approach to allow the other machines to build our full design without having to worry about the IP license? 

 

I understand that LogicLock does physical placement of regions and Design Partitions performs logical separation. Are either of these suited to 'lock down' the IP compilation so that we don't have to recompile and thus run into licensing issues? Are there different approaches that would be more appropriate (aside from purchasing more 3rd Party IP licenses which really doesn't make too much financial sense.) 

 

Thanks, 

--tim
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
60 Views

your best bet is to get a floating license which would allow anyone on the network to compile using the IP. as far as i know, even exported netlists such as .qxp files contain licensing information 

 

you may be working against the 3rd party or Altera license agreement, so you may ask the vendor what they recommend in your situation 

 

another solution may be setting up the machine with the fixed license for batch compiles where your users can submit jobs to the machine, but this will take some up front work
Reply