FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Low latency phy IP receiver CDR clock loss lock！

Altera_Forum
Honored Contributor II
‎03-19-2017 10:48 AM
1,521 Views

Hello ！I want to implementate a transceiver on de5-net board!Now there are some problems,in my projects debuging. 

my instant of low latency phy is configured as: standard datapath, duplex mode,6000Mbps data rate, and the refclk is 150MHz,pll is ATX PLL, fpga-to-pcs width is 40. 

when i reset the phy ip,the tx_ready is pull high,but rx_ready never asserts,and the pll_locked just stay high for a clock period.My signaltap clock is rx_clkout of low latency phy ip.
Preview file
20 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.