FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
6065 Discussions

MPFE integrated in DDR3 Controller with UniPHY

Altera_Forum
Honored Contributor II
872 Views

In the new Quartus 11.1 QSYS, I am happy to see that the Multiple Port Front End (MPFE) is included in the UniPHY DDR3 SDRAM Controller IP. However, I don't understand how to configure it. 

 

See the attached picture, I have marked the MPFE section inside a red line. The MPFE section is not clickable and nothing appears in it. The section is not documented.  

 

How do I configure the MPFE inside the UniPHY DDR3 SDRAM controller IP? 

 

Regards,  

 

Steffen
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
131 Views

i can't figure it out either

Altera_Forum
Honored Contributor II
131 Views

This multi port is not the same as the soft MPFE, and the option is only available for the hard memory controller on Arria V and Cyclone V.

Altera_Forum
Honored Contributor II
131 Views

ah i see, you have to check the Hard Memory IP at the top of the UniPHY wizard 

 

thanks
Reply