FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

MSI-X Design Example for Cyclone V

Nagaraju
Beginner
218 Views

I have downloaded an MSIx example design from the link -"https://www.intel.com/content/dam/altera-www/global/en_US/uploads/c/cc/Msix_avmm_ref_design.zip". 

There is top level file "pcie_irq.v" which has several interfaces and I understood the significance of the Interfaces except "Slave PBA local Interface". Please correct me if I am wrong.

 

"Slave Interface": Through this interface host cpu will fill the MSIx table only and read the PBA table

 

"IRQ interface": Through this interface interrupts will be recieved from the four irq sources which can generate interrupts when on requested by host cpu through BAR4

 

"Master Interface": Through this interface an Interrupt will be generated by sending data to particular address specified by the host in the MSIx table during the enumeration

 

And please let me know the significance of the "Slave PBA local Interface"

0 Kudos
1 Reply
SyafieqS
Moderator
159 Views

Hi Nagaraju,

 

Generally all the interface in pcie_irq module ,it is for communication of pcie protocol and avalon memory map to all logics inside FPGA.

 

Thanks,

Regards

Reply