FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6324 Discussions

MSI-X Interrupts not aligning to 32-bit boundary

Altera_Forum
Honored Contributor II
858 Views

We are having a problem issuing MSI-X interrupts. We are running a Cyclone V HIP PCIE 1x1 on a 64-bit Linux machine in 64-bit data/64-bit addressing mode. I generate the interrupt to the address specified by the system at the slave interface but when I capture the TLP the destination address is being aligned to a 64-boundary even though the system has given me a 32-boundary address. Anyone know why this could be happening?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
180 Views

Maybe because PCIe is basically a 64bit interface? 

Certainly a normal 32bit data write is a 64bit transfer with only 4 (of 8) byte enables asserted.
0 Kudos
Reply