FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6511 Discussions

MSI-X Interrupts not aligning to 32-bit boundary

Altera_Forum
Honored Contributor II
‎06-30-2014 03:13 PM
1,006 Views

We are having a problem issuing MSI-X interrupts. We are running a Cyclone V HIP PCIE 1x1 on a 64-bit Linux machine in 64-bit data/64-bit addressing mode. I generate the interrupt to the address specified by the system at the slave interface but when I capture the TLP the destination address is being aligned to a 64-boundary even though the system has given me a 32-boundary address. Anyone know why this could be happening?

Preview file
266 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-30-2014 04:11 PM
328 Views

Maybe because PCIe is basically a 64bit interface? 

Certainly a normal 32bit data write is a 64bit transfer with only 4 (of 8) byte enables asserted.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.