FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Marvell 88E1111 PHY question

Altera_Forum
Honored Contributor II
795 Views

I am using cycloneIII board with Marvell PHY RGMII interface. After searched around forum, I found suggestions that in order to receive frames successfully, the bit7 of mdio register 20 should be set to 1 (default is 0) to add delay 2ns to rx_clk. Is this always the case for Marvell 88E1111 PHY or it's board dependent? 

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
73 Views

No, it depends on how you specify the timing requirements on the FPGA side.

Reply