Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
756 Views

Marvell 88E1111 PHY question

I am using cycloneIII board with Marvell PHY RGMII interface. After searched around forum, I found suggestions that in order to receive frames successfully, the bit7 of mdio register 20 should be set to 1 (default is 0) to add delay 2ns to rx_clk. Is this always the case for Marvell 88E1111 PHY or it's board dependent? 

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
34 Views

No, it depends on how you specify the timing requirements on the FPGA side.

Reply