Merlin_Slave_Translator error with on-chip FIFO

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Merlin_Slave_Translator error with on-chip FIFO

1,038 Views

Hi, All,

I'm trying to use the On-Chip FIFO Core that comes with Qsys,

with a costume module that I've built.

My module has an Avalon-MM Master port, and I'm connecting it

the the In port of the FIFO. (Single clock, 32 bit wide, no status interface).

When generating, I'm getting an error about the Altera_Merlin_Slave_Translator prefix:

"Part select direction is opposite from prefix".

I checked my Master port, and it's configured roughly like that:

avm_writedata: out std_logic_vector(31 downto 0)

avm_write: out std_logic

I'm stumped...any ideas?

Thanks,

Ran

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.