FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Missing files in PHYLite IP example design.

Altera_Forum
Honored Contributor II
‎03-22-2017 07:59 PM
1,018 Views

I have an instance of the Altera phylite IP v16.1, using dynamic reconfiguration. 

And, after clicking the generate example design... button, I get a readme.txt file, which says this: 

 

 

--- Quote Start ---  

Notes: 

When using dynamic reconfig with the avalon controller, an example design is  

provided in a standalone QSYS file (phylite_debug_kit.qsys). 

 

--- Quote End ---  

 

 

However, I cannot find a file named phylite_debug_kit.qsys anywhere. 

 

Can anyone help? 

 

Thanks! 

-db
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.