FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5885 Discussions

Missing files in PHYLite IP example design.

Altera_Forum
Honored Contributor II
822 Views

I have an instance of the Altera phylite IP v16.1, using dynamic reconfiguration. 

And, after clicking the generate example design... button, I get a readme.txt file, which says this: 

 

 

--- Quote Start ---  

Notes: 

When using dynamic reconfig with the avalon controller, an example design is  

provided in a standalone QSYS file (phylite_debug_kit.qsys). 

 

--- Quote End ---  

 

 

However, I cannot find a file named phylite_debug_kit.qsys anywhere. 

 

Can anyone help? 

 

Thanks! 

-db
0 Kudos
0 Replies
Reply