FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

Modified ip external clock of altera de2

Altera_Forum
Honored Contributor II
1,386 Views

Im trying to modified ip core external clock in sopc builder......to change frequency up to 133.33 Mhz instead 50Mhz defaul......use for sdram....but i dont know....what should i do.... 

some body help me.....please....:(
0 Kudos
0 Replies
Reply