FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Modified ip external clock of altera de2

Altera_Forum
Honored Contributor II
787 Views

Im trying to modified ip core external clock in sopc builder......to change frequency up to 133.33 Mhz instead 50Mhz defaul......use for sdram....but i dont know....what should i do.... 

some body help me.....please....:(
0 Kudos
0 Replies
Reply