FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6511 Discussions

Modified ip external clock of altera de2

Altera_Forum
Honored Contributor II
‎10-11-2011 10:13 AM
1,434 Views

Im trying to modified ip core external clock in sopc builder......to change frequency up to 133.33 Mhz instead 50Mhz defaul......use for sdram....but i dont know....what should i do.... 

some body help me.....please....:(
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.