FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

ONLY one DMA controller for some DSP blocks??

Altera_Forum
Honored Contributor II
‎03-30-2009 01:33 PM
930 Views

I've developped my own set of algorithms for image processing using basic primitives in DSP Builder for an industrial project. 

 

Now I can send a 320x240 image from memory to DSP block using two DMA controller, the first acts as image loader and the second stores the image processed by DSP block. 

 

Each block I've designed has two Avalon FIFO-MM blocks (for RD and WR data). 

 

I would connect all those DSP blocks to the same DMA controller and select by software from NIOS application the block I want to process the image sent. 

 

My main question is, How can I implement this? I don't know how I must configure Avalon-FIFO MM for implementing a chip select or something like that. 

 

Thanks in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.