On-chip memory initialization after partial reconfiguration (arria 10) - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

On-chip memory initialization after partial reconfiguration (arria 10)

691 Views

If I specify initial memory content (with .mif file) when I make On-Chip Memory IP (M20K or MLAB), does on-chip memory initialize to that content after partial reconfiguration?

Link Copied

1 Reply

466 Views

Hi,

Yes, it will be initialized after partial reconfiguration

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.