FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Overflow issue with building IIR filter using DSP builder basic block

Altera_Forum
Honored Contributor II
749 Views

Hi All, 

I'm trying to build a simple IIR filter using Altera DSP builder basic block like delay, gain and adder etc. But the result compare to the block from fdatool are far more worst where it's overflow seems like. Is there anyone knows how to do a quantization in between the adder or multiplier stage to over come this? The below are the matlab script for settign the sample time. 

 

clock_freq = 300e3; 

sample_time = 1/clock_freq; 

clock_period = 1/(clock_freq*1e-9); 

Thanks, 

Leo
0 Kudos
0 Replies
Reply