PCI compiler in Quartus 10sp1

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PCI compiler in Quartus 10sp1

947 Views

Hello,

I am new to Quartus with little experience.....enough to know my way around it and be familar with the design flow.....I am pretty familiar with SOPC builder and NIOS II IDE. I am having trouble getting started with PCI compiler in a 32 bit target environment with verilog target language. I followed the user guide and was able to get the master-target working but I am not using this config so I am not sure how to adapt it really as far as connections and what else I need to do in the top-level verilog. Please help....hahaha

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.