FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

PCI-e configuration registers

Altera_Forum
Honored Contributor II
‎10-21-2011 07:16 AM
934 Views

I have some confusion while using the test simulations of Altera PCI-e core . I want to know what are the basic configuration registers that i should program before using simple memory read and write transactions. 

 

The simulations set they provide uses hard-coded routines that are not clear to me. I think it would be better option to use a root port to program the BARs using configuration TLPs. 

 

I haven't read the complete specs of PCI-e so it will be helpful for me if anyone can share the basic registers that should be program first. I only knows about the base address registers that should be programed first by the root side. 

 

Thanks in advance!!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.