FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

PCIE HIP msi_request occurring before the corresponding avalon stream

ASvir2
Beginner
1,099 Views

Hi everyone,

 

I'm using pcie hip in a multifunction design (I have 2 functions).

 

Due to difference in propagation delay of the Avalon stream TLPs and the msi interrupt requests in the app layer of my FPGA design, there's sometimes a situation where app_msi_request reaches pcie HIP before the corresponding Avalon stream TLP (it's a matter of ~20 clk).

 

Could this be an issue for the pcie hip?

 

Thank you.

 

 

0 Kudos
1 Reply
Nathan_R_Intel
Employee
119 Views

Hie,

 

Could you help clarify your question a little more. Are you saying the write TLP is ~20 clock cycles after app_msi_req? This could be dependent on when app_msi_tc and app_msi_num has a valid window.

Hence, this might not be entirely dependent on the PCie HIP.

The following wiki side has some timing diagram related to app_msi_req.

 

https://fpgawiki.intel.com/wiki/Handling_PCIe_Interrupts

 

 

Regards,

Nathan

Reply