FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

PCIe Endpoint Memory

Honored Contributor I

Hi All, 

In the Altera PCIe high performance reference design, reads and writes to the FPGA endpoint go to the DPRAM (altsyncram). There is one port for read, one port for write. Is there any easy way to copy this data out of the DPRAM and into the FPGA application logic, such as another RAM? Is there any easy way to copy data back into this DPRAM? Thanks.
0 Kudos
0 Replies