- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi All,
In the Altera PCIe high performance reference design, reads and writes to the FPGA endpoint go to the DPRAM (altsyncram). There is one port for read, one port for write. Is there any easy way to copy this data out of the DPRAM and into the FPGA application logic, such as another RAM? Is there any easy way to copy data back into this DPRAM? Thanks.Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page