Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
712 Views

PCIe Endpoint Memory

Hi All, 

In the Altera PCIe high performance reference design, reads and writes to the FPGA endpoint go to the DPRAM (altsyncram). There is one port for read, one port for write. Is there any easy way to copy this data out of the DPRAM and into the FPGA application logic, such as another RAM? Is there any easy way to copy data back into this DPRAM? Thanks.
0 Kudos
0 Replies
Reply