PCIe HIP AVMM for cyclonev

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PCIe HIP AVMM for cyclonev

938 Views

Good morning,

I'm using a PCIe Hard IP AVMM for cyclonev in my design: the IP is connected to a RAM through Avalon Memory Mapped Interface.

The testbench environment has been created by Qsys and includes the driver, which provides the reset signal (pin_perst) together with the signals on the serial pins (tx_0 and rx_0). The rtl simulation is working fine, and the RAM is written and read correctly.

Moreover, I compiled my design in Quartus II 14.1, generating both the post synthesis netlist and the post fit netlist succesfully.

PROBLEM:

Now I'm testing the post synthesis netlist, but I see that the PCIe testbench is not working on it. The link stays in DETECT.ACTIVE and DETECT.QUIET, until the simulation fails because no communication has been established.

Has anybody faced this kind of issue?

:confused:

Thanks,

Guido

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.