FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5914 Discussions

PCIe SR-IOV functional with 2 lanes

CHebl
New Contributor I
168 Views

Hi all,

 

I'm new to PCIe and its IntelFPGA IP-Core and thus have a few questions regarding the SR-IOV option:

- Is it possible to use this IP with only two physical lanes (fit uses Gen2 x8 or Gen3 x4, but only two are connected)

- Does the Gen3 x4 option automatically downgrade to Gen2 in a Gen2 system (Why is Gen2 x4 not an option in the settings, if this works)

- Is it possible to get an hardware-evaluation license for the SR-IOV option

Many thanks for your help.

0 Kudos
1 Solution
BoonT_Intel
Moderator
149 Views

Hi Sir,

For 1 and 2, the answer is yes. This is basic requirement for PCIe, it will able to down train to lesser data lane and backward compatible to previous generation.


For 3, yes there is an evaluation license. You can contact your local sales representative to get that license.


Thanks

-BC


View solution in original post

1 Reply
BoonT_Intel
Moderator
150 Views

Hi Sir,

For 1 and 2, the answer is yes. This is basic requirement for PCIe, it will able to down train to lesser data lane and backward compatible to previous generation.


For 3, yes there is an evaluation license. You can contact your local sales representative to get that license.


Thanks

-BC


Reply