hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6571 Discussions

PCIeGen3PIPE@StratixV

Altera_Forum
Honored Contributor II
‎11-09-2011 10:48 AM
913 Views

In file stx5_52005.pdf, written like that "PCIe Gen3 is only supported in PCIe hard IP mode.". 

 

Is this mean that I cannot connect StratixV-PCIeGen3PHY with PIPE-IF to our protocol-stack IP? 

 

If I wait new version of Quartus2, will MegaFunction support to make Gen3PHY module with PIPE-IF?
Translate
0 Kudos

Link Copied

0 Replies
Reply
Top

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.