FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

PCIeGen3PIPE@StratixV

Altera_Forum
Honored Contributor II
744 Views

In file stx5_52005.pdf, written like that "PCIe Gen3 is only supported in PCIe hard IP mode.". 

 

Is this mean that I cannot connect StratixV-PCIeGen3PHY with PIPE-IF to our protocol-stack IP? 

 

If I wait new version of Quartus2, will MegaFunction support to make Gen3PHY module with PIPE-IF?
0 Kudos
0 Replies
Reply