FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.

PFL not use

nome
Novice
379 Views

Hello

 

During FPGA configuration from MAX II with  parallel flash by Intel P33 series 

if I don't want to use  PFL IP on CPLD. I am using my own HDL codes for fpga configuration 

start pages definition mention is in my CPLD HDL codes   

my Question is what will be option bits ?

we have to define option bits during SOF to POF conversation ?

or what all should be zeros  

kindly help us 

Thanks

0 Kudos
3 Replies
nome
Novice
341 Views

Hello

still waiting.......

 

Thanks

Nome

0 Kudos
NurAiman_M_Intel
Employee
334 Views

Hi,


Thank you for contacting Intel community.


The option bit is meant for the PFL IP. If you used your own codes, when generate from .sof to .pof, Quartus will generate the bit for you. Can you clarify why need to know the option bits?


Regards,

Aiman


0 Kudos
NurAiman_M_Intel
Employee
283 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


0 Kudos
Reply