FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

PLL reconfiguration testbench(about AN507)

Altera_Forum
Honored Contributor II
881 Views

Hi: 

i want to simulate this example 

 

AN 507: Implementing PLL Reconfiguration in Cyclone III Devicesv Design Example 1: an507_de1_display.zip (i login in this forum first, not able to post links) 

 

, but i need testbench, can somebady provide it? 

 

Best Regards 

a64thlon
0 Kudos
0 Replies
Reply