FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Pls tell me how to use the NestedLoop1 block in DSP Builder Advcanced Blockset

Altera_Forum
Honored Contributor II
737 Views

Pls tell me how to use the NestedLoop1 block in DSP Builder Advcanced Blockset, a simple model is better. 

I do not know where can i put the loop body, how to use the NestedLoop1's terminal. 

https://www.alteraforum.com/forum/attachment.php?attachmentid=8835
0 Kudos
0 Replies
Reply