Problem when using a bdf file to synthesize the ethernet

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Problem when using a bdf file to synthesize the ethernet

1,100 Views

Hi all,

I am using a design example named simple socket server plus for ethernet on my 3c120 dev board. When I used .v file which is given in the example as a top file it works fine, the problem is that when i create a symbol file with .v and use it in a .bdf file, quartus show many errors like this:

Error:The DDIO_OUT WYSIWYG primitive"temp:inst|nios2_linux_3c120_125mhz_sys_sopc_inst|ddr2_lo_latency_128m:the_ddr2_lo_latency_128m_controller_phy:ddr2_lo_latency_128m_controller_phy_inst|ddr2_lo_latency_128m_phy_alt_mem_phy:ddr2_lo_latency_128m_phy_alt_mem_phy_inst|ddr2_lo_latency_128m_phy_alt_mem_phy_dp_io:dpio|.....dpio|dps_group[0].dq[0].dqobuf" has multiple fan-outs.

Anyone know how to deal with this problem?

Thanks

Jiaqi Yuan

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.