FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

Problems reading from Ethernet MAC via Avalon MM bridge to streaming PCIe

FZOVK
New Contributor I
384 Views

We are using an Arria 10 with the Low Latency 10G Ethernet MAC IP and are attempting to write and read its control registers using PCIe with a native Avalon streaming interface connected to an Avalon MM bridge. Writes are working consistently but reads are not; most of our reads do not return the correct value. Any help debugging this would be appreciated- thank you.

0 Kudos
1 Reply
Deshi_Intel
Moderator
72 Views
HI Frank, Have you reviewed your design to ensure there is no timing violation in Quartus timequest analysis that may affect the data transfer ? After you confirmed your design timing is clean, then you can further isolate whether the issue is with Ethernet MAC or PCIe by using other method to read back Ethernet MAC register value like JTAG master or RTL state machine access or NIOS access. Thanks. Regards, dlim
Reply