FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Product block - options disable

Altera_Forum
Honored Contributor II
1,238 Views

Hi all 

 

Anybody know how to enable the two options of the Product block in Altera DSP builder standard blockset: "Use Enable Port" and "Use Asynchronous Clear Port". In my version, they are disable by default.  

 

I am using a licensed version of DSP builder.  

 

Thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
555 Views

These options are disabled if there are 0 pipeline stages. Increase this number and those options should be modifiable.

0 Kudos
Altera_Forum
Honored Contributor II
555 Views

Thank you, teacher. 

 

I realize that the number of pipeline stages is corresponding to the number of delays between input and output signals. So what is the benefit of this parameter?
0 Kudos
Altera_Forum
Honored Contributor II
555 Views

 

--- Quote Start ---  

I realize that the number of pipeline stages is corresponding to the number of delays between input and output signals. So what is the benefit of this parameter? 

--- Quote End ---  

 

 

You can add more pipeline stages if you find this block on a failing path in the timing analyzer. Another reason to use it might be to add more delay to balance with another path, without you having to insert an explicit delay block.
0 Kudos
Reply