FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Product block - options disable

Altera_Forum
Honored Contributor II
765 Views

Hi all 

 

Anybody know how to enable the two options of the Product block in Altera DSP builder standard blockset: "Use Enable Port" and "Use Asynchronous Clear Port". In my version, they are disable by default.  

 

I am using a licensed version of DSP builder.  

 

Thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
82 Views

These options are disabled if there are 0 pipeline stages. Increase this number and those options should be modifiable.

Altera_Forum
Honored Contributor II
82 Views

Thank you, teacher. 

 

I realize that the number of pipeline stages is corresponding to the number of delays between input and output signals. So what is the benefit of this parameter?
Altera_Forum
Honored Contributor II
82 Views

 

--- Quote Start ---  

I realize that the number of pipeline stages is corresponding to the number of delays between input and output signals. So what is the benefit of this parameter? 

--- Quote End ---  

 

 

You can add more pipeline stages if you find this block on a failing path in the timing analyzer. Another reason to use it might be to add more delay to balance with another path, without you having to insert an explicit delay block.
Reply