FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

QSYS reference design for hard DDR3 controller for Cyclone V E

Altera_Forum
Honored Contributor II
‎02-06-2013 09:47 PM
1,403 Views

I am looking for a reference design that is for Cyclone V E (not GX) 

that shows the embedded hard memory controller connected to DDR3. 

I looked through the projects for the Cyclone V dev kit and none of these seemed to fit the bill.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-07-2013 09:31 PM
392 Views

Actually, even if it was a reference design for Cyclone V using the "soft" DDR3 controller in QSYS, that would also be helpful.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.