FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

QSYS reference design for hard DDR3 controller for Cyclone V E

Altera_Forum
Honored Contributor I
1,060 Views

I am looking for a reference design that is for Cyclone V E (not GX) 

that shows the embedded hard memory controller connected to DDR3. 

I looked through the projects for the Cyclone V dev kit and none of these seemed to fit the bill.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
49 Views

Actually, even if it was a reference design for Cyclone V using the "soft" DDR3 controller in QSYS, that would also be helpful.

Reply