FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

Query wrt a High-Level Block Diagram of RSU

Knug
Beginner
147 Views

Hi,

We are wondering whether the 1st block diagram in Fig2 (pg4) "High-Level Block Diagram of Remote System Upgrade" of the following document : 'Remote Update Intel® FPGA IP User Guide'
the FPGA could be compatible to Cyclone V devices because it states 'Passive Serial and Fast Passive Parallel configuration schemes' are supported there at the top of the block diagram compared to the other 2 block diagrams next to it of the same figure.

We are planning to download a new application image remotely from an external host board via I2C to the FPGA (Cyclone V) on our development board (we have no external communication of the host board with the CPLD MAX V). So RSU IP will require to be used inside the Cyclone V FPGA.

---

Also, seen the following txt within the 'Parallel Flash Loader Intel FPGA IP User Guide'
1.3.6. Using Remote System Upgrade :

"When you instantiate the PFL IP core in the Intel CPLD for FPP or PS configuration, you can use the features in the PFL IP core to perform remote system upgrade. You can download a new configuration image from a remote location, store it in the flash memory device, and direct the PFL IP core to trigger an FPGA reconfiguration to load the new configuration image. You must store each configuration image as a new page in the flash memory device. The PFL IP core supports a maximum of eight pages"

 

Our project uses CPLD MAX V and it instantiates a PFL IP_core but as stated above the 'Remote Update IP' we were planning to use it within the Cyclone V FPGA. The external on (development) board flash device we use is S29GL01GT, 1Gbit 128Mx8, we are using (targeted flash: CFI parallel 16-bits) FPPx16 configuration scheme.


If the FPGA in the first block diagram listed above of the 'Remote Update Intel® FPGA IP User Guide' & the '1.3.6. Using Remote System Upgrade' of the 'Parallel Flash Loader Intel FPGA IP User Guide' txt above supports Cyclone V for the Remote System Upgrade, why do I get issues with the RSU 'Remote Update IP' not supporting any Passive configuration scheme ?

Reply to this matter will be appreciated.

 

Regards,

Kevin

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
107 Views

We realised that this is thread is a duplicated thread of 04975804. I am now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply